Recently a multiple-sequence test generator was presented based on two-dimensional linear feedback shift registers (2-D LFSR). This generator can generate a set of precomputed test vectors obtained by an ATPG tool for detecting random-pattern-resistant faults and particular hard-to-detect faults. In addition, it can generate better random patterns than a conventional LFSR. In this paper we describe an optimized BIST scheme which has a configurable 2-D LFSR structure. Starting from a set of stuck-at faults and a corresponding set of test vectors detecting these faults, the corresponding test pattern generator is determined automatically. A synthesis procedure of designing this test generator is presented. Experimental results show that the hardware overhead is considerably reduced compared with 2-D LFSR generators.
INTRODUCTION
Ever-increasing VLSI circuit density has made today's chip testing more complicated and costly.
Built-in self-test (BIST) has been proven to be an effective approach to achieve sufficiently high, if not complete, fault coverage without any external automatic test equipment on site. It has revolutionized the way the integrated circuit chips can be tested by (1) reducing the cost of manufacturing testing by shortening the test application time, (2) minimizing the amount of test data stored, and (3) lowing the cost of test equipment. The Corresponding author.
149
implementation of BIST can result in a reduction of the product development cycle and cost, and the cost of system maintenance can be significantly reduced by testing chips, boards, and the entire system virtually using BIST.
Typical BIST architecture consists of a test pattern generator and a test response analyzer. The efficiency of BIST implementation can be characterized by test length and hardware overhead for a given fault coverage requirement which is defined as the ratio of the number of faults that can be detected to the total number of faults in the assumed fault domain. It is expected that BIST insertion to integrated circuit chips will result in high fault coverage, small volume of test data, at-system test speed, and compatibility with the design for testability techniques. High fault coverage can be achieved only if all faults of interest are detected and their effects are retained in the test response analyzer.
There have been various BIST techniques based on pseudo-random testing [1, 9] , pseudo-exhaustive testing [2, 10, 11] , weighted random testing [3, 12, 13] , and reseeding of LFSR [5] [6] [7] Recently, another method was presented to realize both pseudo-random pattern generation and deterministic pattern embedding using a 2-D LFSR [8] . With the two-dimensional feedback algorithm, it can achieve higher fault coverage than the conventional LFSR due to improved randomness. However, the hardware overhead is much higher than conventional LFSR for some practical circuits. In this paper, our focus is to reduce the hardware overhead by proposing a configurable 2-D LSFR based BIST scheme.
very small area overhead that is composed of exclusive-or gates (XORs) and flip-flops (FFs).
The general structure is shown in Figure 1 , which can be expressed with the polynomial in Eq. (1). [8] , which can first generate a deterministic sequence used to detect random-pattern-resistant faults, followed by random patterns used to detect a large percentage of easily testable faults. Figure 2 VN bN1, bN2, bN3,..., bNL.
To store these vectors in a 2-D LFSR with minimum stage M, we construct Eq. (3) and obtain the solutions including determining the minimum value of M by using the branch and bound method.
where Vi(n)-hi,n, Vj(n k)-Vj(n)D Figure 4 with two main tasks:
(1) find a set of deterministic ordered patterns and (2) embed these patterns in the configurable 2-D LFSR. The HITEC [4] The following is an example to show the number will be 5 without the configuration effectiveness of the configurable 2-15) LFSR based structure as shown in Figure 6 . The initial patterns generator. Given a deterministic ordered sequence of both generators are shown in Figures 5 and 6 . with 18 6-bit patterns with the initial seed The first test pattern (101001) in this example is (101010), generated with the initial pattern (101010) feeding tl t2 t3 t4 t5 t6 t7 t8 t9 tl0 tll t12 t13 t14 t15 t16 t17 t18 both a configurable generator and a non-configthrough the configuration network CN1, and then urable generator are designed. Figure 5 shows (101001), (100110) and (010001). The tenth pattern is generated with the ninth pattern (110100} feeding through the CN2. The CU with a modulo-9 counter controls this switch. With the optimization on the feedback network of Figure 5 , an optimized configurable 2-D LFSR is shown in Figure 7 . 
EXPERIMENTAL RESULTS
Five synthesized circuits are used as benchmark circuits to evaluate the configuration structure in the 2-D LFSR scheme. The characteristics of the five circuits are summarized in Table I am2910  4  87  20  16  multl6  9  55  18  33  divl 6  19  50  33  34  pcont2   3  24  9  8  piir8  5  56  9  8 address from either the input data bus, the stack, the register counter, or the microprogram counter. Multl6 is a 16-bit 2's complement multiplier, which uses a shift-and-add algorithm. The control unit has been implemented using 3- 
